CPU Design Staff Verification Engineer
Qualcomm · Bangalore, India · 57y ago
Qualcomm is hiring strong DV engineers to verify high performance and low power CPUs in Bangalore. Please forward your profiles if you meet the requirement.
Roles and Responsibilities
o Responsible for power management verification includes Boot, Reset, clock gating, power gating, Voltage/frequency management, limit management and throttling.
o Work closely with design/verification teams within CPU to develop comprehensive test plan.
o Use simulation and formal verification methodologies to execute test plans. Write checkers, assertions and develop stimulus.
o Verify power intent through use of methodologies like UPF.
o Work closely with system architects, software teams and Soc team to validate system use cases.
o Work closely with emulation team to enable verification on emulators and FPGA platforms.
o Debug and triage failures in simulation, emulation and/or Silicon.
BE/BTech degree in CS/EE with 4+ years’ experience.
o Experience in power management verification.
o Implementation of assembly and C language embedded firmware.
o Experience in C/C++, scripting languages, Verilog/system Verilog.
o Strong understanding of power management features in CPUs and CPU based Socs.
o Experience in verification of power management features such as clock gating, power gating, UPF, DVFS/DCVS, reliability, throttling etc.
Preferred Requirements:
o Good Understanding of CPU architectures and CPU micro-architectures.
o In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture
o Experience with advanced verification techniques such as formal and assertions is a plus
o Knowledge and verification experience in DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump is a plus