Physical Design Engineer - DSP Team

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all with intelligence.

Work on activities related to Synthesis. structured placement, clock tree synthesis (CTS) and overall physical design convergence deliverables include custom design to drive higher performance with overall power containment. .

Responsibilities

• Update the physical implementation flows for optimum PPA (power, performance, and area)

• Drive the development of semi-custom design techniques where appropriate to maximize utilization, performance, and power efficiency

• Use and extend/enhance design methodologies to achieve the best PPA through scripting

• Work independently with little supervision in collaboration between physical design and logic teams

• Use verbal and written communication skills to convey complex and/or detailed information to multiple individuals/audiences with differing knowledge levels. May require strong negotiation and influence, communication to large groups or high-level constituents

• Have a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to provide input on key decisions)

• Complete tasks that do not have defined steps; simultaneous use of multiple mental abilities is generally required to determine the best approach; mistakes may result in significant rework

• Exercise substantial creativity to innovate new processes, procedures, or work products within guidelines or to achieve established objectives

• Use deductive and inductive problem solving; multiple approaches may be taken/necessary to solve the problem; often information is missing or conflicting; advanced data analysis and interpretation skills are required              

• Use tools/applications (i.e. Fusion Compiler etc.) to execute advanced architecture and design of multiple complex blocks and makes suggestions for design protocol

• Run advanced power checks on multiple blocks to ensure design specifications are met; makes recommendations to leadership when specifications are not met

Qualifications:

• Bachelor's degree in Science, Engineering, or related field.

• 12+ years ASIC Physical design, Synthesis or related work experience

• Strong proficiency in P&R, timing analysis, CAD tools (e.g., Synopsys FC/DC, ICC2 or Cadence Genus, Innovus)

• Very good understanding of Logic optimization to drive high-speed design implementation, clock structures and power optimization

Preferred Qualifications

• Bachelor's degree in Electrical Engineering, Computer Science, or Computer Engineering.

• 15+ years CPU or GPU design or related work experience.

• 10+ years of experience with architecture and design tools.

• 10+ years of experience with scripting tools and programming languages

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).