Design Application Engineering Intern (Summer 2027)

About GlobalFoundries

GlobalFoundries (GF) is a leading manufacturer of essential semiconductors, enabling AI at scale from the cloud to the physical world. Through deep partnerships with customers, GF delivers differentiated, power-efficient and high-performance solutions for high-growth markets. GF is a trusted and holistic technology partner for customers around the world. GF’s talented, global team remains focused every day on security, longevity and sustainability. For more information, visit www.gf.com.

Internship Program Overview:

Our Interns & Co-ops are our entry-level talent pipeline for GF across the globe. Our goal is to provide students with a meaningful work experience that will equip them with the skills to embark on a career in the fast-paced and growing semiconductor industry after graduation. As an intern at GF, you’ll experience one-on-one mentorship, work assignments that prioritize your growth and potential, professional development opportunities, and the chance to network with executives.

Summary of Role:

GlobalFoundries is seeking a Design Application Engineering Intern to support technical engagements from design concept through tape-out, with a focus on first-time-right design execution. The intern will build knowledge of GF technologies, help translate customer application requirements into technical recommendations, coordinate with internal experts, resolve design enablement issues, and develop technical collateral that supports successful customer designs.

Essential Responsibilities include:

• Review and reproduce customer and design enablement issues, assess technology application and design-flow requirements, and recommend solutions aligned with customer needs.

• Collaborate with Application Engineers, internal subject matter experts, EDA partners, and technology teams to support design enablement solutions and customer deadlines.

• Track actions, risks, customer cases, technical milestones, and closure criteria; support internal process-improvement projects that increase team efficiency.

• Develop customer-facing presentations, application notes, evaluation summaries, and technical documentation that communicate GF technology differentiation, address adoption barriers, and provide design-flow guidance.

Other Responsibilities:

• Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Required Qualifications:

• Education – At least a sophomore at time of application and actively pursuing a Bachelor’s or Master’s in Electrical Engineering or related field through an accredited degree program during the time of internship.

• Must have at least an overall 3.0 GPA and be in good academic standing.

• Language Fluency - English (Written & Verbal)

• Ability to work at least 40 hours per week during the internship.

Preferred Qualifications:

• Prior related internship or co-op experience.

• Demonstrated prior leadership experience in the workplace, school projects, competitions, etc.

• Strong interest in leveraging AI tools and emerging technologies to enhance productivity, streamline workflows, and support effective decision-making.

• Project management skills, i.e., the ability to innovate and execute on solutions that matter; the ability to navigate ambiguity.

• Strong written and verbal communication skills

• Strong planning & organizational skills

• Coursework or project experience in digital design, place and route, standard-cell design, analog, silicon photonics or mixed-signal circuit design, simulation, layout, verification, or semiconductor device physics.

• Familiarity with EDA tools such as Cadence Virtuoso, Synopsys OptoCompiler, Calibre or Pegasus physical verification; Linux; Microsoft Office; Verilog or Verilog-AMS; process design kits (PDKs); or IC design flows.

#InternshipProgramUS

Expected Salary Range

$20.00 - $40.00

Expected Salary Range

$0.00 - $0.00

The exact Salary will be determined based on qualifications, experience and location.